Descriptions of quantum algorithms, communication etc. protocols assume the existence of closed quantum system. However, real life quantum systems are open and are highly sensitive to errors. Hence error correction is of utmost importance if quantum computation is to be carried out in reality. Ideally, an error correction block should be placed after every gate operation in a quantum circuit. This increases the overhead and reduced the speedup of the quantum circuit. Moreover, the error correction blocks themselves may induce errors as the gates used for error correction may be noisy. In this paper, we have proposed a procedure to trace error probability due to noisy gates and decoherence in quantum circuit and place an error correcting block only when the error probability exceeds a certain threshold. This procedure shows a drastic reduction in the required number of error correcting blocks. Furthermore, we have considered concatenated codes with tile structure layout lattice architecture [25] [21], [24] and SWAP gate based qubit transport mechanism. Tracing errors in higher levels of concatenation shows that, in most cases, after 1 or 2 levels of concatenation, the number of QECC blocks required become static. However, since the gate count increases with increasing concatenation, the percentage saving in gate count is considerably high.
Introduction
Quantum computing protocols [3, 4, 2] often assume the presence of an idealised quantum system which is not in contact with its environment and hence is error free. However, it is impossible to attain such idealised situation. So error correction is necessary to allow quantum computation. Quantum error correcting codes [20, 8, 22, 11] have been proposed in the literature for this purpose. However, presence of error correcting codes does not prevent the propagation of error in a circuit. Hence a single error, by propagating to different qubits, can cause multiple errors which cannot be corrected by single error correcting codes. Shor [19] has shown that fault tolerant quantum computing is possible. Error correction, together with fault tolerance, ensures reliable quantum computation.
However, due to high error affinity of quantum states, repeated error corrections are necessary which often hinders the promised speed of computation and also increases the resource requirement. It may be possible that in small computation, the resource requirement of error correction is more than that of the computation itself. Furthermore, in real situation, the gates used in error correction circuit may be noisy and hence they themselves can incorporate errors in the circuit. Nevertheless, when error probability is low, it is unnecessary to place a QECC block after every gate operation. In this paper, we have proposed a mechanism of error tracing where an offline calculation is done beforehand to trace the error probability through the circuit. When this probability exceeds a predefined threshold, only then an error correcting block is placed. Furthermore, since this process is probabilistic, we have proposed the use fault-tolerant gates to implement error correction. This ensures that even if errors occur, their propagation in the circuit is limited. We have considered this mechanism for both linear as well as concatenated quantum circuits. In both cases the source of error is noisy gates and error due to decoherence, which we call memory error, and Pauli error model has been considered [27] .
The results of our proposed mechanism show a drastic reduction in the required number of QECC blocks, often reducing it to 0. This is, thus, a positive result for performing long quantum computations without having to worry about error correction in every step. If error probability is more, then concatenated codes [15] can be used to correct multiple errors. Even though the resource requirement for concatenation increases substantially with increasing level of concatenation, this error tracing mechanism shows that required number of QECC blocks can be reduced by an appreciable amount in concatenated codes too.
The remaining paper is organised in the following way -Section 2 gives a brief description of fault tolerance and some of the technologies used to implement a quantum computer. In Section 3, we show the calculation of gate error probability in a linear quantum circuit. Section 4 contains an efficient algorithm to calculate the precise memory error probability in a linear quantum circuit. In Section 5, we combine these two sources of errors to find the total error probability. Section 6 gives a brief review of concatenated codes and we show the application of our proposed technique in concatenated quantum circuits. In Section 7, we provide some benchmark circuits and give the result of the percentage save in QECC blocks by applying our proposed technique. We conclude this paper in Section 8.
Technology and Fault Tolerance
The state of a quantum system is completely described by the wavefunction Ψ. Time evolution of this wavefunction is determined by the Schrödinger equation
whereh is the reduced Plank's Constant = h 2π and H is a hermitian operator called the Hamiltonian of the system. The most general idea behind quantum computation is to be able to control this Hamiltonian to perform a quantum operation. Different quantum systems have different Hamiltonians and there are also different technologies [12] used to implement the computation. An operation may be easily performed in one technology but with difficulty in another. Hence, one technology may be more suitable for implementing a quantum logic gate than another. Different technologies considered in this paper are -Ion Trap (IT) [17] , Superconductor (SC) [23] , Quantum Dot (QD) [26] , Neutral Atom (NA) [18] , Linear Photonics (LP) [10] , Non Linear Photonics (NP) [14] . The primitive quantum operations realizable in each of the six technologies are shown in table 1. Since for a particular technology, the non-primitive gates have a higher cost than the primitive ones, it will be useful if after choosing a particular technology, the non-primitive gates of a quantum circuit are realized in terms of the primitive ones. 
A quantum circuit is said to be fault tolerant if it does not allow error to propagate i.e. if a single error occurs in one of the components, then the procedure will cause at most one error in each of the encoded blocks produced by the component. There exists a group of error correction codes which can be easily implemented fault-tolerantly, called CSS code [6] . Shor code [20] and Steane Code [22] fall within this group of code. It is shown in [7] and [16] that 5 qubit code [11] can also be implemented fault-tolerantly.
The lattice architectures [25] , [21] , [24] proposed for the error correcting codes support the implementation of gates in Clifford + T library (CTL). However, not every quantum system directly supports the CTL. This makes the implementation of fault-tolerant circuits with CTL inefficient. In [13] , the authors have extended the CTL library to a larger set of gates, the fault-tolerant set (FTS), to bridge the gap between CTL and FTS. All the operations in FTS are primitive to each quantum technology and thus can be efficiently implemented. FTS for one qubit is defined as follows
, H} where A ∈ {x, y, z} Two qubit FTS is defined as follows
The elements of FTS can be trivially obtained from table 2. Table 2 : Conversion between one-qubit FTS and CTL [13] k
Tracing error due to noisy gate operation
One of the sources of error in a quantum circuit is noisy gates. In each technology, there are some primitive gates which can be directly implemented (see table 1 ). Other gates are implemented by the combination of these primitive gates. We consider that the gate error probability for the implementation of any primitive gate is w. The error probability for non-primitive gates depends on the number of primitive gates required to implement it. We present the fault-tolerant circuits of one gate in each technology considered, as obtained from FTQLS [13] , and then calculate the error probability based on these fault-tolerant circuits. The actual value of w may depend on technology and experimental conditions. We have denoted the total gate error probability of the fault tolerant model of each gate by g 0 . The subscript 0 indicates that this calculation is for the 0 th level of concatenation.
Ion Trap
We show the gate error calculation of R y gate in Ion Trap technology. R y denotes rotation along y-axis. We have considered a rotation by angle π. The error probability is given as
Superconductor
We consider Geo gate in superconductor technology. The rotation considered is π 2 .
Linear Photonics
In linear photonics, SWAP gate is realised using 3 CNOT gates. The error probability is given as
Non Linear Photonics
The fault tolerant model and the error probability of Controlled-Z (CZ) gate in Non Linear Photonics is
Quantum Dot
The fault tolerant model Zeno gate in Quantum Dot is Table 3 contains the error probability of each gate in different technologies.
Tracing error due to decoherence
Tracing error due to decoherence is not so trivial as noisy gate errors. This is because one requires precise calculation of how long a qubit is idle at any part of the circuit, which on other hand is dependent on the operation times of the quantum gates. Tables 4 and 5 contains the data of the time requirement for gate operation and the error probability in each technology considered respectively. We provide an efficient algorithm 1 which takes as input a .qasm file [13] , divides the entire quantum circuit into time slices and calculate which slices are 
idle. Thus the problem of finding error probability due to decoherence reduces to the problem of finding idle slices. For this algorithm we have assumed that if two gates are operated one after another on a qubit, then the time lapse between them is negligible and decoherence doesn't occur in that time gap. Furthermore, we have considered that no decoherence occurs when a qubit is undergoing a gate operation. FTQLS [13] breaks down any multi-qubit gate into one or two qubit gates. Hence we need not worry about gates involving more qubits. We consider a simple circuit shown in figure 1 and the technology to be quantum dot. We shall use algorithm 1 to calculate the memory error probability for each qubit in this circuit. 
The steps for memory error calculation are as follows
• slice = 1 (GCD of time operations for QD gates from Table 4) • Place H in level 1 (0 + 1) of qubit |q 0 and X in level 1 of qubit |q 1 .
• Gate operation time for H is s H = 12 and that of X is s X = 10.
• Number of slices required for |q 0 is 12 and that of |q 1 is 10.
• New level of |q 0 is 12 and new level of |q 1 is 10.
• CNOT is a 2 qubit gate. So l ← max{12, 10} = 12.
• Place CNOT in level l + 1 = 13 for both qubits.
• Qubit |q 1 is idle for 2ns.
• CNOT acts for 27ns. So new level of both qubits is 13 + 27 -1 = 39.
• Place gate X at level 40 for qubit |q 1 .
• X acts for 10ns. So new level of |q 1 is 40 + 10 -1 = 49.
• CNOT is a 2 qubit gate. So l ← max{39, 49} = 49.
• Place CNOT in level 50 for both qubits.
• Qubit |q 0 is idle for 10ns.
Thus after the placement of gates according to the algorithm, we see qubit |q 0 has been idle for 10ns while qubit |q 1 has been idle for 2ns. The memory error probability per ns for QD is 3.47 × 10 −2 . So the error probability in |q 1 is 1 − (1 − 3.47 × 10 −2 ) 2 = 0.068. Here (1 − 3.47 × 10 −2 ) is the probability of no error in 1ns. Squaring it gives us the probability of no error for 2ns. Finally we subtract it from 1 to have the error probability in 2ns.
Similarly, the error probability for qubit |q 0 is 1 − (1 − 3.47 × 10 −2 ) 10 = 0.3. This calculation can be used for simulation before the actual implementation of the quantum circuit.
Error tracing in linear quantum circuit
Calculation of gate error probability for different gates in each technology and tracing memory error have already been taken up individually in the previous sections. Using these two together allows us to trace the total error probability in a linear quantum circuit. We consider again the circuit in figure 1 to show the steps for error tracing. This calculation is done completely algebraically to make it independent of any technology. The gate error probability for primitive gates is w as before and the probability of no memory error for each idle slice is w 0 .
• For |q 0 , the probability of no error for H is (1 − w) 7 .
• For |q 1 , the probability of no error for X is (1 − w).
• From the algorithm to find memory error, we have seen that there are 2 idle slices after X while H is still operating. So the probability of no memory error for two slices is w 2 0 .
• Total probability of no error for |q 1 upto this is w 2 0 (1 − w).
• Since CNOT is a 2 qubit gate, we need to update the error probability of both qubits to the maximum of the error probabilities of the qubits. Since w and w 0 are both fractions 1 and we assume w 0 w, we take that (1 − w) 7 < w 2 0 (1 − w) (this can change according to actual value of w and w 0 ). If (1 − w) 7 < w 2 0 (1 − w), then the error probability of |q 0 is more than that of |q 1 . So we update the error probability of both qubits as 1 − (1 − w) 7 .
• Present probability of no error in both qubits is (1 − w) 7 .
• No error probability of CNOT is (1−w) 5 . Hence no error probability of both qubits is (1−w) 5 (1−w) 7 = (1 − w) 12
• Qubit |q 0 is now idle for 10ns. So probability of no memory error is w 10 0 .
• Therefore total probability of no error in |q 0 is w 10 0 (1 − w) 12 .
• Probability of no error while X operates on |q 1 is (1 − w).
• Therefore total probability of no error in |q 1 is (1 − w) 13 .
• Again considering w 0 w, we conclude that (1 − w) 13 < w 10 0 (1 − w) 12 .
• Hence the error probability is more for |q 1 .
• Since CNOT is a two qubit gate,minimum of the no error probability, i.e. (1 − w) 13 or maximum of the error probability, i.e. 1 − (1 − w) 13 is assigned to both the qubits.
• Finally, the total error probability of both |q 0 and |q 1 is 1 − (1 − w) 13 .
Since this calculation is dependent on the actual values of w and w 0 , the inequality assumptions in steps 5 and 12 may change according to the original values. When the error probability exceeds a pre-defined threshold, we place an error correcting block. The new error probability of the qubits involved is updated to the error probability of the error correcting block.
6 Error tracing in higher concatenation level
Concatenated code
Though different quantum error correcting codes [20, 22, 11] are available in the literature, all these codes assume that the error probability of the quantum channel is low and only a single error can occur. If more than one error occurs, then these codes fail. It is possible to use Stabilizers [8] to formulate a code which can correct t errors in a system. However, the resource requirement increases largely with the value of t and even that code fails if t + 1 errors occur. The solution to this problem is concatenation [15] .
The information of a single qubit can be protected by distributing it into n qubits. This forms an n qubit error correcting code. We can consider these n physical qubits as a single logical qubit. This logical qubit can again be encoded for error correction using the same or different code. This system is now able to correct 2 errors. By increasing the levels of concatenation in similar way, one can correct any arbitrary number of errors. Further details on concatenated code is available in [15] .
Tracing of error in higher concatenation
In sections 3, 4 & 5, we have considered linear circuit, i.e. concatenation level 0. Now, we study the effect of higher concatenation on the error probability. To calculate the error for higher concatenation, an underlying structure for the gate operations is required. We have considered a 2-D nearest neighbour lattice architecture using logical noisy SWAP gates as the basic qubit transport mechanism [25, 21] . In a concatenated architecture, after first level of encoding each physical qubit is replaced by a 2-D block or cell or tile, that forms the logical qubit. After the second level of encoding each such cell is replaced by a 2-D block of such logical qubit cells, and so on. We have considered the tile architecture for the physical layout of Bacon-Shor code [1, 21] , Steane code [22, 25] and Knill's code [24] . To the best of our knowledge, the tile structures are possible for the gates in the CTL library or any gate which can be obtained in a compound way from one or more operations in the CTL library.
In higher levels of concatenation, when a gate is operated on a logical qubit, some of the qubits in the lower level(s) of concatenation can remain idle even when the gate is operating. So the assumption that during gate operation decoherence cannot occur, does not hold good for higher concatenation level. Let g n be the gate error at the nth level of encoding, g k A is the error probability of gate A at k-th level of encoding. Similarly let t n be the gate delay at the n-th level of encoding, t k A is the delay of gate A at k-th level of encoding. An error correcting code which can correct a single error fails if two errors occur on the system. For each logical block, probability of failure is Prob(at least two errors per logical block) = 1 -Prob(no gate fails) -Prob(exactly one gate fails) For higher levels of encoding, we consider the failure probability of gates at the next lower level.
Gate error probability in a linear quantum circuit was dependent on the technology used. However, the tile architecture is different for different QECC and hence error probability at the logical level depends on the QECC used and not on the technology. We show the operation of vertical CNOT gate operation in Knill code 5 × 5 tile structure in Figure 2 and demonstrate the calculation of error. In the figure, |q represent the set of control qubits and |d represent the set of target qubits. Fromreffig:conc we can see that the logical CNOT gate at n th level requires 24 SWAP gates and 4 CNOT gates at (n − 1) th level. Of these, failure of any one causes errors in at least two qubits. Thus to check the total error probability we need to consider the probability of failure of each gate individually and also both at the same time. Hence the probability of failure at the n th level of encoding is
In Tables 7 and 6 , we present the algebraic expressions for the error probability of the logical qubits for various gates in concatenation. 
Figure 2: An encoded CNOT operation between |d1, d2, d3, d4 (target) and |q1, q2, q3, q4 (control) in Knill code 5 × 5 tile architecture Table 7 : Error probability of FTS (1) gates at logical level for each QECC Results of various benchmark circuits are shown in Table 8 - Table ? ?. From the values, a few analysis can be made as follows -
• Ion Trap shows an extremely good result with 100% savings in lower concatenation levels. Even in higher concatenation levels, the savings are always close to 100%. However, changing the error threshold does not seem to have much effect in this technology. This is because, the gate error probability in this technology (Table 5 ) is of the order of 10 −12 , which is quite lower than the lowest threshold we have considered (10 −3 ). For this reason, this technique gives equivalent results in all the three thresholds.
• Superconductor gives the second best result. Since the error probability in this technology (refer Table 5 ) is more than that of Ion Trap, the savings in this technology is less. Nevertheless, the savings are still near 100% in most cases. In this technology, both the gate error probability and memory error probability is of the order of 10 −5 . So when considering both, the error probability becomes comparable to our thresholds. So here we see that the results are better for higher threshold values.
• Linear Photonics and Quantum Dot show the worst results when our technique is used. Such results are expected since for LP the gate error probability and memory error probability are of the orders of 10 −1 and 10 −4 respectively and for Quantum Dot they are of the orders of 10 −1 and 10 −2 respectively. We have considered thresholds 10 −3 , 10 −2 & 10 −1 . Since the error probabilities in these two technologies are always greater than our considered threshold, the results are not very positive in the linear case. However, in higher concatenation levels, there are still much savings.
• In Non Linear Photonics, the gate error probability is of the order 10 −3 and the memory error probability is of the order 10 −5 . Thus, the first threshold, which is 10 −3 cannot provide savings in the linear case as it is same as the gate error probability. However, we see a much better result when the threshold is increased.
• Neutral atom is similar to Non Linear photonics since its gate error probability is also 10 −3 . Similar analysis show that the result will not be very positive in threshold 0.001 but for higher thresholds, savings are observed in the results.
• For higher concatenation level, memory error plays a big role. This is because even when some gate is operating, qubits in the lower level of concatenation may be idle. This is the reason why with increasing levels of concatenation, the number of required QECC blocks increases initially. However, in higher concatenations, a balance is reached between the idle qubits and the qubits undergoing gate operation in different levels. So, in most cases, the required number of blocks attains an equilibrium. In some tile structures, in higher levels of concatenation, the required number of blocks even decreases. This depends solely on whether some gate is idle or not at any level of concatenation.
Conclusion
In this paper, we have introduced a novel technique of error tracing to reduce the required number of error correcting block in any quantum circuit. Pauli errors have been considered. The source of error in any quantum circuit is due to noisy gate and interaction with the environment. We have dealt with these two individually and have provided an efficient algorithm to determine the time for which some qubit(s) are idle while others are undergoing gate operation. The calculation of total error probability for any linear quantum circuit has also been shown.
We have, then, considered concatenated codes. The error probability in a linear quantum circuit depends on the gate error and memory error probability. But for concatenated codes, the error probability is largely dependent on the underlying lattice architecture. We have considered the architectures for Bacon-Shor code, Steane Code and Knill Code and have shown the error calculations in each case. The results from the benchmark circuits show that this technique is extremely useful for those technologies where error probability is low, for example, Ion Trap and Superconductor. However, even for other technologies, where this technique does not yield good results in the linear case, a huge amount of savings in the resource is obtainable for concatenated codes. Hence, our results show that it is possible to perform quantum computation in an open environment with much less resource requirement than the ideal case. 
